


CORE

AFTER P_PCIRST*, HANDSHAKE (ON HL BUS) BETWEEN ICH/MCH MUST
HAPPEN BEFORE H_CPURST* WILL BE ASSERTED/DE-ASSERTED




RESET MAP

[PAGE_TITLE=RESET MAP]


COPIED RESET MAP FROM TGRVP_A, 14/10/2003

RESET MAP UPDATED: XX/XX/2003


INTEL	DOCUMENT NUMBER	PAGE	REV
CONFIDENTIAL	C77862	3	4.0




D




C




B



A




D



C


B

A



[PAGE_TITLE=CPU TERMINATION & MISC]

CPU PLL SUPPLY FILTER



CAD NOTE:
PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12MIL

D

C

B




A

D

C

B

A



D

C

B


A

D

C

B

A





SIGNAL NAMING CONVENTION

- EXP: PCI EXPRESS
- DMI: DIRECT MEDIA INTERFACE
- ITP: ICH TRANSMIT POSITIVE
- ITN: ICH TRANSMIT NEGATIVE
- IRP: ICH RECEIVE POSITIVE
- IRN: ICH RECEIVE NEGATIVE
- MTP: MCH TRANSMIT POSITIVE
- MTN: MCH TRANSMIT NEGATIVE
- MRP: MCH RECEIVE POSITIVE
- MRN: MCH RECEIVE NEGATIVE

SDVO CTRL DATA	
1	SDVO CARD PRESENT, PEG DISABLED
0	SDVO DISABLED (DEFAULT)

CORE PAGE






CORE PAGE

[PAGE_TITLE=MCH SECTIONS PAGE 5 OF 6]

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	C77862	14	4.0



REPLACE 0 OHM WITH 1 OHM 1% ONLY IF
NECESSARY FOR SIGNAL QUALITY

CORE PAGE

[PAGE_TITLE=MCH 2P5_DAC & 1P5 FILTER]

INTEL
CONFIDENTIAL

DOCUMENT NUMBER
C77862

PAGE	16
------	----

REV
4.0

D

C

B







A

D

C

B


A



NOA	H	L	DESCRIPTION
0	SEE BSEL TABLE	BSEL0	
1	SEE BSEL TABLE	BSEL1	
2	SEE BSEL TABLE	BSEL2	
3	NORM	ALL-Z	ALL-Z TEST MODE
4	NORM	XOR	XOR CHAIN
5	DDR1	DDR2	MEMORY TYPE
6	NORM	REVERSE	PCI-EXPRESS LANE REVERSAL
7	DIS	ENABLE	FSB HARDWARE STRAPS
8	NEW LTSSM	OLD LTSSM	LTSSM MODE (1.0 OLD, 1.0A NEW)
9	NORM	BYPASS	ICH PCI-EXPRESS RST BYPASS

3,4,5,6,7,8,9 ALL HAVE INTERNAL PULL-UP

BSEL TABLE			
2	1	0	PSB FREQUENCY
0	0	0	267 MHZ (1067)
0	0	1	133 MHZ (533)
0	1	0	200 MHZ (800)
0	1	1	167 MHZ (667)
1	0	0	333 MHZ (RSVD)
1	0	1	100 MHZ (400)
1	1	0	400 MHZ (RSVD)
1	1	1	RESERVED



CORE PAGE

[PAGE_TITLE=MCH DECOUPLING AND COMP]

D

D








C

B

A


A


<R_PAGE_TITLE> 8 7 6 5 4 3 2 1



CORE PAGE

[PAGE_TITLE=MCH DCPL & VGA TERMINATION]





DDR CHANNEL A DIMM 1

DDR CHANNEL A DIMM 0

BOM NOTE:
USE A87935-007 FOR
BLACK CONN WITH WHITE TABS
USE A87935-008 FOR
BLACK CONN WITH BLACK TABS

BOM NOTE:
USE A87935-006 FOR
BLUE CONN WITH WHITE TABS
USE A87935-007 FOR
BLACK CONN WITH WHITE TABS

CORE PAGE

[PAGE_TITLE=DDR1 DIMM A 0/1]

INTEL	DOCUMENT NUMBER	PAGE	REV
CONFIDENTIAL	C77862	21	4.0

DDR RESISTOR TERMINATION







23.24.26.28.B9 IN V_SM_VTT

SPARE SECTIONS



CAD NOTE: FLOOD VTT THROUGH PIN 5

DESIGN NOTE;
KEEP 603 RESISTORS
DO NOT CHANGE TO 402



[PAGE_TITLE=DDR1 DIMM-A 0/1 TERM]


CORE PAGE

CHANNEL A

DESIGN NOTE;

KEEP 603 RESISTORS


DO NOT CHANGE TO 402



DDR RESISTOR TERMINATION


DDR CHANNEL A

DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS



CHANNEL A
DIMM TO MCH
BIT SWAPPING

DIMM	MCH	DIMM	MCH
DQ0	DQ0	DQ32	DQ36
DQ1	DQ1	DQ33	DQ32
DQ2	DQ2	DQ34	DQ38
DQ3	DQ3	DQ35	DQ35
DQ4	DQ4	DQ36	DQ37
DQ5	DQ5	DQ37	DQ33
DQ6	DQ6	DQ38	DQ39
DQ7	DQ7	DQ39	DQ34
DQ8	DQ13	DQ40	DQ45
DQ9	DQ9	DQ41	DQ41
DQ10	DQ10	DQ42	DQ46
DQ11	DQ11	DQ43	DQ47
DQ12	DQ12	DQ44	DQ44
DQ13	DQ8	DQ45	DQ40
DQ14	DQ14	DQ46	DQ42
DQ15	DQ15	DQ47	DQ43
DQ16	DQ21	DQ48	DQ52
DQ17	DQ16	DQ49	DQ53
DQ18	DQ22	DQ50	DQ50
DQ19	DQ18	DQ51	DQ51
DQ20	DQ20	DQ52	DQ48
DQ21	DQ17	DQ53	DQ49
DQ22	DQ23	DQ54	DQ54
DQ23	DQ19	DQ55	DQ55
DQ24	DQ28	DQ56	DQ56
DQ25	DQ24	DQ57	DQ57
DQ26	DQ30	DQ58	DQ58
DQ27	DQ26	DQ59	DQ59
DQ28	DQ29	DQ60	DQ60
DQ29	DQ25	DQ61	DQ61
DQ30	DQ31	DQ62	DQ62
DQ31	DQ27	DQ63	DQ63



CORE PAGE

[PAGE_TITLE=DDR1 DIMM-B*01]

INTEL CONFIDENTIAL	DOCUMENT NUMBER C77862	PAGE 25	REV 4.0
-----------------------	---------------------------	------------	------------


CHANNEL B

DESIGN NOTE;
KEEP 603 RESISTORS
DO NOT CHANGE TO 402

DDR RESISTOR TERMINATION

22_24.27.28.89

V_SM VTT



M_DQM_B[7..0]

M_DATA_B[63..0]

M_MAA_B[13..0]

CORE PAGE

INTEL
CONFIDENTIAL


DOCUMENT NUMBER
C77862

PAGE
26

REV
4.0

CHANNEL B

DESIGN NOTE;
KEEP 603 RESISTORS
DO NOT CHANGE TO 402





DDR RESISTOR TERMINATION



[PAGE_TITLE=DDR1 DIMM-B 0/1 TERM]

DDR CHANNEL B

DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS



PLACED AT LEFT AND RIGHT ENDS
OF VTT ISLAND




CHANNEL B

DIMM TO MCH
BIT SWAPPING

DIMM	MCH
DQ0	DQ5
DQ1	DQ1
DQ2	DQ6
DQ3	DQ3
DQ4	DQ4
DQ5	DQ0
DQ6	DQ7
DQ7	DQ2
DQ8	DQ12
DQ9	DQ13
DQ10	DQ10
DQ11	DQ11
DQ12	DQ8
DQ13	DQ9
DQ14	DQ14
DQ15	DQ15
DQ16	DQ21
DQ17	DQ16
DQ18	DQ23
DQ19	DQ18
DQ20	DQ20
DQ21	DQ17
DQ22	DQ22
DQ23	DQ19
DQ24	DQ28
DQ25	DQ24
DQ26	DQ30
DQ27	DQ26
DQ28	DQ29
DQ29	DQ25
DQ30	DQ31
DQ31	DQ27

DIMM	MCH
DQ32	DQ36
DQ33	DQ33
DQ34	DQ38
DQ35	DQ35
DQ36	DQ37
DQ37	DQ32
DQ38	DQ39
DQ39	DQ34
DQ40	DQ44
DQ41	DQ41
DQ42	DQ46
DQ43	DQ42
DQ44	DQ45
DQ45	DQ40
DQ46	DQ47
DQ47	DQ43
DQ48	DQ52
DQ49	DQ48
DQ50	DQ55
DQ51	DQ51
DQ52	DQ53
DQ53	DQ49
DQ54	DQ54
DQ55	DQ50
DQ56	DQ61
DQ57	DQ57
DQ58	DQ63
DQ59	DQ59
DQ60	DQ60
DQ61	DQ56
DQ62	DQ62
DQ63	DQ58





<XR_PAGE_TITLE> 8								7		6		5		4		3		2		1	
BLANK PAGE																					

D

C

B

A

D


C

B

A



39,49,51,56,74,79
39,49,51,56,74

40,43,51,56
49,51,56,59,90




BOM NOTE:
USE C55845-002
FOR X16 CONN

PCI EXPRESS 16-PORT



CORE PAGE



BLANK PAGE

D

C

B

A

8

7

6

5

4

3

2

1

D

C

B

A

BLANK PAGE

8

7

6

5

4

3

2

1

D

C

B

A

D

C

B

A

BLANK PAGE

D

C

B



A

D


C

B

A



[PAGE_TITLE=ICH 1 OF 6 - CONTROL]



D

C

B


A

D

C

B

A



[PAGE_TITLE=ICH 4 OF 6 - CONTROL]

INTEL CONFIDENTIAL	DOCUMENT NUMBER C77862	PAGE 40	REV 4.0
-----------------------	---------------------------	------------	------------

D

C

B




A

D






C

B


A





[PAGE_TITLE=ICH 6 OF 6 - GROUND]




DESIGN NOTE:
DEBUG HEADER



ICH PULLUPS & DECOUPLING



FLIP-LID XTAL HOLDER USES STANDARD XTAL.



[PAGE_TITLE=ICH TERMINATION]

INTEL	DOCUMENT NUMBER	PAGE	REV
CONFIDENTIAL	C77862	43	4.0

DESIGN NOTE:
SERIES RESISTORS INTEGRATED INTO ICH
VALUES VARY BETWEEN 16.7 OHMS - 30.2 OHMS

39 IN ICH_IDE_DD[15..0]

1 33 402 R1J7 2 IDE_PRI_RST_R
CH

J6J1
2X20HDR_20

PRIMARY IDE
CONNECTOR

BOM NOTE:
DEFAULT IS BLACK IDE HDR.
FOR WHITE IDE HDR,
USE IPN A22253-001

VCC3

1 2
R8H9
4.7K 5%
402 CH

74 IN IDE_RST*

39 OUT ICH_IDE_DDREQ

39 IN ICH_IDE_DQIW*

39 IN ICH_IDE_DIOR*

39 OUT ICH_IDE_IORDY

39 IN ICH_IDE_DDACK*

39 OUT ICH_IDE_IRQ

39 IN ICH_IDE_DA1

39 IN ICH_IDE_DA0

39 IN ICH_IDE_DCS1*

39 IN ICH_IDE_DCS3*

39 IN ICH_IDE_DA2

1 2
R8H10
8.2K 5%
402 CH

GPIO_DMA66_DETECT_PRI OUT 72

IDE_PRI_ACT* OUT 74

2 C8J3
047UF 20%
50V EMPTY 603
1
XTR (n/- 10%)

1 2
R8J3
15K 5%
402 CH

CAD NOTE:
PLACE CLOSE TO CONNECTOR PIN

DESIGN NOTE:
DATA LINES SHOULD BE MATCHED TO STROBES (XDIOR*, XIORDY*) WITHIN +/-250MIL
STROBES SHOULD BE MATCHED TO THEIR COMPLEMENT WITHIN +/-10MIL

[PAGE_TITLE=IDE_SOUTH_BRIDGE]

D

C

B



A

D

C


B

A




[PAGE_TITLE=USB_BACKPANEL_CONN]

USB FRONT PANEL HEADER #2




[PAGE_TITLE=USB_FP #2 HEADER]

POWER FOR USB FRONT PANEL #1




POWER FOR USB FRONT PANEL #2



[PAGE_TITLE=USB_FP_HEADER_POWER]

USB FRONT PANEL HEADER #1




[PAGE_TITLE=USB_FP_HEADER #1]

BACK PANEL SLOT 6

PCI SLOT 1

(CLOSEST TO CPU)




[PAGE_TITLE=PCI_CONN_1]

INTEL	DOCUMENT NUMBER	PAGE	REV
CONFIDENTIAL	C77862	49	4.0

BACK PANEL SLOT 4
PCI EXPRESS X1 SLOT 1


BOM NOTE:
USE C56845-001
FOR X1 CONN



[TITLE=PCIE_X1_CONN_2]

BACK PANEL SLOT 3
PCI EXPRESS X1 SLOT 2

BOM NOTE:
USE C55845-001
FOR X1 CONN



BACK PANEL SLOT 2
PCI SLOT3

D

C

B


A


D

C

B

A





[MODULE=ICH]

[PAGE_TITLE=ICH_PCI_TERMINATION]

D

C

B





A

D

C

B

A



[PAGE_TITLE=BLANK]

INTEL CONFIDENTIAL	DOCUMENT NUMBER C77862	PAGE 55	REV 4.0
-----------------------	---------------------------	------------	------------

8

7

6


5







4

3

2



1






CAD NOTE:
OVERLAP WITH MAGJACK FOOTPRINT
*MODEL HAS DIFFERENT PIN ORIENTATION
THAN MAGJACK FOOTPRINT

BOM NOTE:
EMPTY EXCEPT FOR USB WING-LAN OPTION








LAN CONNECTOR DEFAULT GIGABIT

MAGJACK	SPEED LED
10 MBPS	OFF
100 MBPS	GREEN
1000 MBPS	YELLOW








DESIGN NOTE:
USE CONNECTOR A74307-001 WITH NORTHWAY
USE CONNECTOR A74314-002 WITH KINNERETH-R







A

CAD NOTE:
PLACE NEAR ICH PINS



CAD NOTE:
PLACE NEAR EACH VREF PIN
VREF DECOUPLING




SUPPLY DECOUPLING

VREF SUPPLY
CAD NOTE:
PLACE NEAR PIN 27


ANALOG SUPPLY
CAD NOTE:
PLACE NEAR PIN 25

ANALOG SUPPLY
CAD NOTE:
PLACE NEAR PIN 38


DIGITAL SUPPLY
CAD NOTE:
PLACE ONE NEAR
PINS 1, 3, 9




FRONT PANEL
JACK SENSE NETWORK





BACK PANEL
JACK SENSE NETWORK



DECOUPLING AND
JACK SENSE








BACK PANEL PORTS


AUDIO BACK PANEL

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	C77862	63	4.0




AC HEADER FRONT PANEL PORTS

3 STACK




TERMINATION/PULL-UPS



FRONT PANEL



TERMINATION/PULL-UPS



VREF NETWORKS



[PAGE_TITLE=AUDIO_VREG]

BLANK

<XR_PAGE_TITLE> 8		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8		7	6	5	4	3	2	1	

<

BLANK

BLANK

D

D

C

C


B


B

A

A

BOM NOTE:
FOR M-SITES, USE
A36096-008 (01UF, 0402)





D

D

C


C

B

B

A

A



[PAGE_TITLE=FDD CONN]

COMPONENTS ARE DFM29

D

D

C


C


B


B

A


A








ADD COM2 HEADER CIRCUIT



HECETA6 WILL BE EMPTY & "SATELLITE" HECETA WILL BE STUFFED IF PORT ANGELES 3.0 IS STUFFED

CAD NOTE:
SOUTHEAST THERMAL ZONE SENSOR
PLACE BELOW DIMMS

CAD NOTE:
10MIL TRACE ON SE_ZONE_TDN AND _TDP



DEFAULT: HECETA6 CIRCUITRY STUFFED W/PA1.5

BOM NOTE:

OPTION FOR "SATELLITE HECETA" WHEN PORT ANGELES 3.0 IS USED

[PAGE_TITLE=HARDWARE MANAGEMENT: HECETA]

INTEL CONFIDENTIAL	DOCUMENT NUMBER C77862	PAGE 79	REV 4.0
-----------------------	---------------------------	------------	------------

D

C

B

A



D

C


B

A

BOM NOTE:
STUFF TO DISABLE NO-REBOOT OPTION AT
POWER-UP (CONFIGURATION STRAPPING).




PB MOUNTING HOLES



LABELS

200956-001; "CE" MARK SHOULD BE COVERED WITH A BLANK LABEL UNTIL CERTIFIED	
628492-001; "FCC" MARK SHOULD BE COVERED WITH A BLANK LABEL UNTIL CERTIFIED (SECONDARY SIDE)	
622954-001; "C-TICK" MARK SHOULD BE COVERED WITH A BLANK LABEL UNTIL CERTIFIED	
LB4F2 LABEL	'KOREAN CERT' SILKSCREEN COVERED UNTIL CERTIFIED
← SILK	MAKE EMPTY ON BOM
EMPTY	
LB3F1 LABEL	C69649-001 1375X250_TARGET
←	CHANGE TO PROJECT ISN ON BOM (MOD-FILE CHANGE): CXXXXX-001
LB4F1 LABEL	'INTEL-BRANCH'
←	MAKE EMPTY ON BOM
A19202-001 EMPTY	

SMBUS MAP



SMB_CLK/DATA_MAIN

CLOCK
PORT ANGELES
DIMMS (2 TIMES)


SMB_CLK/DATA_RESUME


PCI (2 TIMES)
LAN
HECETA
PORT ANGELES
ICH
PCI-EXPRESS X16
PCI-EXPRESS X1
SECURITY (TPM)

[PAGE_TITLE=MTG_HOLES/LABELS/SMBUS_MAP]

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	C77862	82	4.0

<XR_PAGE_TITLE> 8		7	6	5	4	3	2	1		
D	MCH		SIO			VREG_12V_FILTERED (+12V FILTERED FROM 12V POWER-SUPPLY) V_SM_VTT (1.3V DERIVED FROM V_SM) V_SM (2.6V DERIVED FROM 5VDUAL) VREG_USB_BP_LEFT (5VDUAL) VREG_USB_BP_RIGHT (5VDUAL) VREG_USB_BP_MID (5VDUAL) VREG_PS2 (5VDUAL) USB_FNT_PWR (5VDUAL) V_3P3_PCI_VAUX (3.3V OR 3.3-STANDBY SOURCE) V_3P3_STBY (3.3V DERIVED FROM 5.0-STANDBY) V_5P0_STBY (5.0V FROM POWER-SUPPLY) V_BAT_VREG_R_CR (3.0V FROM THE BATTERY) V_3P0_BAT_VREG (~3.0V FROM THE BATTERY THROUGH A DIODE) +12V (PLUS 12V FROM POWER-SUPPLY) -12V (MINUS 12V FROM POWER-SUPPLY) VCC3 (3.3V FROM POWER-SUPPLY) VCC (5.0V FROM POWER-SUPPLY)			D	
	X.X (VCCP)		3.3 (VCC3)							
	1.5 CORE		5.0 (VCC)							
	2.5 SM		3.3 STBY (VCC3 STBY)							
C	2.5 STBY								C	
	ICH		GLUECHIP							
	3.3 (VCC3)		3.3 STBY (VCC3_STBY)							
	1.5 CORE		3.3 STBY (VCC3_STBY)						B	
	2.5 STBY		5.0 STBY (VCC STBY)							
	5.0 STBY									
B	CK-410		MARVELL LAN						A	
	3.3 (VCC3)		3.3 PCIVAUX							
	HEC6		FWH							
	3.3 STBY (VCC3 STBY)		3.3 (VCC3)							
	5.0 (VCC)									
	12									
	X.X (VCCP)									
A	1.5 (CORE)									
						V_1P5_CORE (NOT CONNECTED) V_1P25_MEMVTT_B (NOT CONNECTED) V_1P3_NOMINAL (NOT CONNECTED) V_1P5_AGP (DERIVED FROM 1.5V CORE) (NOT CONNECTED) V_12VREG (NOT CONNECTED) V_AGP_VDDQ (DERIVED FROM 1.5V CORE) (NOT CONNECTED)				
[PAGE_TITLE=VREG: VOLTAGE DISTRIBUTION]										
INTEL CONFIDENTIAL		DOCUMENT NUMBER C77862		PAGE 84	REV 4.0					
8	7	6	5	4	3	2		1		





[PAGE_TITLE=STANDARD POWER CONNECTOR]

D

C

B


A

D

C

B


A



CORE PAGE

[PAGE_TITLE=VREG_FSB]

INTEL CONFIDENTIAL	DOCUMENT NUMBER C77862	PAGE 87	REV 4.0
-----------------------	---------------------------	------------	------------



[PAGE_TITLE=VREG_2P5_MCH]



CORE PAGE

INTEL CONFIDENTIAL	DOCUMENT NUMBER C77862	PAGE 88	REV 4.0

SM_VTT REGULATION 1/2 V_SM


THIS KEEPS VTT OFF UNTIL
NFET IS ACTIVE. OTHERWISE
WHEN COMING OUT OF S3
12V WILL RAMP AND THIS
RAIL WILL TURN ON WHILE
PFET IS STILL ON


5VDUAL_SW_N IS THE SAME
SIGNAL THAT CONTROLS THE NFET
AND PFET SWITCHOVER FOR
THE 5VDUAL RAIL




CORE PAGE









D

C

B



A


D

C

B

A





[PAGE_TITLE=VCCP VREG]

INTEL	DOCUMENT NUMBER	PAGE	REV
CONFIDENTIAL	C77862	95	4.0

D

C

B



A

D


C

B

A



CORE PAGE



CAD NOTE: PLACE AS MANY 1206 CAPACITORS AS POSSIBLE WITHIN CPU CAVITY

644066-024

D

D

C

C

B


B

A

A

97 98


IN VCCP



PLACEMENT NOTE FOR 1206:
PLACE 18 INSIDE CPU SOCKET (STUFF ALL)


CAD NOTE:
PLACE ON TOP (NORTH SIDE) OF SOCKET

CAD NOTE:
PLACE ON EAST SIDE OF SOCKET



96 IN VREG_12V_POWER

LAB1
1uH
EMPTY
A83634-001



VREG_12V_FILTERED

OUT

96,98,97

A46887-010


CORE PAGE

[PAGE_TITLE=VCCP VREG DECOUPLING]


INTEL CONFIDENTIAL	DOCUMENT NUMBER C77862	PAGE 98	REV 4.0
-----------------------	---------------------------	------------	------------

BACK PANEL SLOT 1
PCI SLOT4

J11B1
PCI CONN2_2



DMI LAI HEADER



CORE PAGE

DMI = DIRECT MEDIA INTERFACE



[PAGE_TITLE=DMI LAI PORT]

INTEL
CONFIDENTIAL

DOCUMENT NUMBER	C77862
-----------------	--------

PAGE
100

REV
4.0




CAD NOTES:




XTG ROUTING RULES:
NOA MATCH LENGTHS WITHIN 50PS *
BPM MATCH LENGTHS WITHIN 50PS *
IDEALLY INCLUDE PACKAGE LENGTHS
NO LENGTH GUIDELINES FOR TCK,
TDI, TDO, TRST, TMS

CAD NOTES:

PLACE BPM TERMINATION NEAR CONNECTOR
PLACE TCK/TDI TERMINATION NEAR CPU
WITHIN 1.5" OF CPU, IDEALLY NEXT TO IT.
PLACE TDO TERMINATION NEAR CONNECTOR
PLACE TRST* TERMINATION ANYWHERE ON ROUTE




XDP



IRU3037A (IR),
RT9209/A (RICHTEK) &
APW7037/A (ANPEC)
HAVE SAME FOOTPRINT
AND PINOUT

A: 400KHZ, VFB=0.5V
STD: 200KHZ, VFB=1.25V


DEFAULT STUFFING:
IRU3037A



CORE PAGE








5V FILTERED_MCH




A65154-012
PLACE + NODE NEAR
HIGH-FET DRAIN
PLACE GND SIDE
CLOSE TO LOW-FET GND


CAD NOTE:
PLACE CLOSE TO FET




562 GIVES .8V REF
AND 1.509V

133 GIVES 1.25V REF
AND 1.51V OUTPUT
















VR THERMAL THROTTLE CIRCUITRY



TEST SITE



Add these 1394 BP circuit

